

Figure 1

Memory Bus Peripheral (FPGA) Operation




Figure 2

Operational Flowchart




Figure 3

Example Memory Module Trigger Address Locations




Figure 4

Time Chart Descriptive of Sequence Detection




Figure 5

Sequence Detector




Figure 6